Simple state

A simple state is an element of the state machine that does not have sub-states (it contains no regions or pseudostates). It is processed (enter action, do action) when it is reached by an incoming transition.

A simple state belongs to a region.

Symbol

A simple state is shown as a rectangle with rounded corners.

images/download/attachments/2785295/simple_state_symbol.png

Symbol in context

Example 1

images/download/attachments/2785295/simple_state_symbol_context_1.png

  • 'Simple state 1' is reached and becomes active (via the transition emanating from the initial pseudostate).

  • Enter and do behaviors are executed in this order.

  • When the transition leaving 'Simple state 1' is executed, the exit behavior of 'Simple state 1' is executed.

Example 2

images/download/attachments/2785295/simple_state_symbol_context_2.png

  • The 'Composite state 1' is entered and becomes active (via the transition emanating from the outer initial pseudostate).

  • Its entry behavior is executed and then the transition emanating from the initial pseudostate within 'Composite State 1' is executed.

  • 'Simple state 1' is entered and becomes active . The enter and do behaviors are executed.

  • When the transition leaving 'Simple state 1' becomes active, the exit behavior of 'Simple state 1' is executed when it is exited.

  • Also 'Composite State 1' is exited (and its exit behavior is executed).

Characteristics

  • A simple state can have entry, do, and exit behaviors.

  • A simple state contains no regions.

  • A simple state contains no pseudostates.

  • A simple state can defer events.

  • A simple state can store an error event that will be processed in case of an standard exception is raised when executing the 'do' behavior.

Interpretation of and deviation from the UML specification

There is no interpretation of and deviation from the UML specification for a state machine's simple state.